Ran Ginosar
Ran Ginosar
Professor of EE & CS, Technion
Verified email at ee.technion.ac.il - Homepage
TitleCited byYear
QNoC: QoS architecture and design process for network on chip
E Bolotin, I Cidon, R Ginosar, A Kolodny
Journal of systems architecture 50 (2-3), 105-128, 2004
7002004
Fourteen ways to fool your synchronizer
R Ginosar
Ninth International Symposium on Asynchronous Circuits and Systems, 2003 …, 2003
2632003
A random access photodiode array for intelligent image capture
O Yadid-Pecht, R Ginosar, Y Shacham-Diamand
IEEE transactions on electron devices 38 (8), 1772-1780, 1991
1951991
Multiple wireless communication protocol methods and apparatuses
R Nevo, E Zehavi, BA Monello, R Ginosar
US Patent 6,600,726, 2003
1782003
Relative timing [asynchronous design]
KS Stevens, R Ginosar, S Rotem
Very Large Scale Integration (VLSI) Systems, IEEE Transactions on 11 (1 …, 2003
1722003
An efficient implementation of boolean functions as self-timed circuits
I David, R Ginosar, M Yoeli
IEEE transactions on computers, 2-11, 1992
1621992
Data synchronization issues in GALS SoCs
R Dobkin, R Ginosar, CP Sotiriou
10th International Symposium on Asynchronous Circuits and Systems, 2004 …, 2004
1492004
Metastability and synchronizers: A tutorial
R Ginosar
IEEE Design & Test of Computers 28 (5), 23-35, 2011
1442011
An asynchronous router for multiple service levels networks on chip
D Rostislav, V Vishnyakov, E Friedman, R Ginosar
11th IEEE international symposium on asynchronous circuits and systems, 44-53, 2005
1412005
An integrated system for multichannel neuronal recording with spike/LFP separation, integrated A/D conversion and threshold detection
Y Perelman, R Ginosar
IEEE Transactions on biomedical engineering 54 (1), 130-137, 2006
136*2006
Color wide dynamic range camera
R Ginosar, O Zinaty, N Sorek, T Genossar, YY Zeevi, DJ Kligler
US Patent 5,247,366, 1993
1301993
Cost considerations in network on chip
E Bolotin, I Cidon, R Ginosar, A Kolodny
INTEGRATION, the VLSI journal 38 (1), 19-42, 2004
1182004
RAPPID: An asynchronous instruction length decoder
S Rotem, K Stevens, R Ginosar, P Beerel, C Myers, K Yun, R Kol, C Dike, ...
Advanced Research in Asynchronous Circuits and Systems, 1999. Proceedings …, 1999
1051999
Parallel interleaver design and VLSI architecture for low-latency MAP turbo decoders
R Dobkin, M Peleg, R Ginosar
IEEE Transactions on Very Large Scale Integration (VLSI) Systems 13 (4), 427-438, 2005
100*2005
An asynchronous instruction length decoder
KS Stevens, S Rotem, R Ginosar, P Beerel, CJ Myers, KY Yun, R Koi, ...
IEEE Journal of solid-state circuits 36 (2), 217-228, 2001
972001
Timing measurements of synchronization circuits
Y Semiat, R Ginosar
Ninth International Symposium on Asynchronous Circuits and Systems, 2003 …, 2003
912003
The power of priority: NoC based distributed cache coherency
E Bolotin, Z Guz, I Cidon, R Ginosar, A Kolodny
First International Symposium on Networks-on-Chip (NOCS'07), 117-126, 2007
862007
Intelligent scan image sensor
YY Zeevi, RG Ar, O Hilsenrath
US Patent 4,942,473, 1990
861990
Wide dynamic range camera
R Ginosar, O Hilsenrath, Y Zeevi
US Patent 5,144,442, 1992
851992
Routing table minimization for irregular mesh NoCs
E Bolotin, I Cidon, R Ginosar, A Kolodny
2007 Design, Automation & Test in Europe Conference & Exhibition, 1-6, 2007
842007
The system can't perform the operation now. Try again later.
Articles 1–20