Get my own profile
Public access
View all19 articles
1 article
available
not available
Based on funding mandates
Co-authors
Chao SunWestern Digital Research & Stanford Univ.Verified email at ieee.org
Zvonimir Z BandicVice President, CPU R&D, Cadence Design SystemsVerified email at cadence.com
Dejan VucinicDistinguished Engineer, Western DigitalVerified email at alum.mit.edu
Albert Guillen i FabregasUniversity of Cambridge, Universitat Pompeu FabraVerified email at ieee.org
Robert MateescuWestern Digital ResearchVerified email at caltech.edu
Jing GuoPhD candidate, University of CambridgeVerified email at cam.ac.uk
Eitan YaakobiAssociate Professor at TechnionVerified email at cs.technion.ac.il
Aman BhatiaSK Hynix Memory SolutionsVerified email at skhms.com
Borja PeleatoUniversidad Carlos III de MadridVerified email at ing.uc3m.es
Brian KurkoskiAssociate Professor, Japan Advanced Institute of Science and TechnologyVerified email at jaist.ac.jp
Cyril GuyotWestern Digital ResearchVerified email at wdc.com
Krishna NarayananEric D. Rubin '06 Professor in ECEN, Texas A&M UniversityVerified email at tamu.edu
Young-Han KimUniversity of California, San DiegoVerified email at ucsd.edu
Lele WangUniversity of British ColumbiaVerified email at ece.ubc.ca
Jossy SayirAssociate Teaching Professor, University of CambridgeVerified email at eng.cam.ac.uk
John CioffiProfessor of EE, Stanford University