Georgios Kornaros
Georgios Kornaros
Hellenic Mediterranean University -
Verified email at - Homepage
Cited by
Cited by
A survey and taxonomy of on-chip monitoring of multicore systems-on-chip
G Kornaros, D Pnevmatikatos
ACM Transactions on Design Automation of Electronic Systems (TODAES) 18 (2 …, 2013
Multi-core embedded systems
G Kornaros
CRC Press, 2018
A fully-programmable memory management system optimizing queue handling at multi gigabit rates
G Kornaros, I Papaefstathiou, A Nikologiannis, N Zervos
Proceedings of the 40th annual Design Automation Conference, 54-59, 2003
A soft multi-core architecture for edge detection and data analysis of microarray images
G Kornaros
Journal of Systems Architecture 56 (1), 48-62, 2010
Security in MPSoCs: a NoC firewall and an evaluation framework
MD Grammatikakis, K Papadimitriou, P Petrakis, A Papagrigoriou, ...
IEEE Transactions on Computer-Aided Design of Integrated Circuits and …, 2015
Pipelined multi-queue management in a vlsi atm switch chip with credit-based flow-control
G Kornaros, C Kozyrakis, P Vatsolaki, M Katevenis
Proceedings Seventeenth Conference on Advanced Research in VLSI, 127-144, 1997
ATLAS I: implementing a single-chip ATM switch with backpressure
G Kornaros, D Pnevmatikatos, P Vatsolaki, G Kalokerinos, C Xanthaki, ...
IEEE Micro 19 (1), 30-41, 1999
Dynamic power and thermal management of noc-based heterogeneous mpsocs
G Kornaros, D Pnevmatikatos
ACM Transactions on Reconfigurable Technology and Systems (TRETS) 7 (1), 1-26, 2014
Security effectiveness and a hardware firewall for MPSoCs
MD Grammatikakis, K Papadimitriou, P Petrakis, A Papagrigoriou, ...
2014 IEEE Intl Conf on High Performance Computing and Communications, 2014 …, 2014
An FPGA-based queue management system for high speed networking devices
A Nikologiannis, I Papaefstathiou, G Kornaros, C Kachris
Microprocessors and Microsystems 28 (5-6), 223-236, 2004
I/O virtualization utilizing an efficient hardware system-level memory management unit
G Kornaros, K Harteros, I Christoforakis, M Astrinaki
2014 International Symposium on System-on-Chip (SoC), 1-4, 2014
BCB: a buffered crossBar switch fabric utilizing shared memory
G Kornaros
9th EUROMICRO Conference on Digital System Design (DSD'06), 180-188, 2006
PR03: a hybrid NPU architecture
I Papaefstathiou, S Perissakis, T Orphanoudakis, N Nikolaou, G Kornaros, ...
IEEE Micro 24 (5), 20-33, 2004
Implementation of ATLAS I: a single-chip ATM switch with backpressure
G Kornaros, D Pnevmatikatos, P Vatsolaki, G Kalokerinos, C Xanthaki, ...
Proceedings of the IEEE Hot Interconnects 6 Symposium, 85-96, 1998
Queue management in network processors
I Papaefstathiou, T Otphanoudakis, G Kornaros, C Kachris, I Mavroidis, ...
Design, Automation and Test in Europe, 112-117, 2005
Hardware support for cost-effective system-level protection in multi-core socs
G Kornaros, I Christoforakis, O Tomoutzoglou, D Bakoyiannis, ...
2015 Euromicro Conference on Digital System Design, 41-48, 2015
From embedded multi-core socs to scale-out processors
M Coppola, B Falsafi, J Goodacre, G Kornaros
2013 Design, Automation & Test in Europe Conference & Exhibition (DATE), 947-951, 2013
Dynamic resource management in modern multicore SoCs by exposing NoC services
A Motakis, G Kornaros, M Coppola
6th International Workshop on Reconfigurable Communication-Centric Systems …, 2011
Processing and scheduling components in an innovative network processor architecture
K Vlachos, N Nikolaou, T Orphanoudakis, S Perissakis, D Pnevmatikatos, ...
16th International Conference on VLSI Design, 2003. Proceedings., 195-201, 2003
Hardware-assisted security in electronic control units: Secure automotive communications by utilizing one-time-programmable network on chip and firewalls
G Kornaros, O Tomoutzoglou, M Coppola
IEEE Micro 38 (5), 63-74, 2018
The system can't perform the operation now. Try again later.
Articles 1–20