Follow
Wu Zihan
Title
Cited by
Cited by
Year
A 28nm 29.2 TFLOPS/W BF16 and 36.5 TOPS/W INT8 reconfigurable digital CIM processor with unified FP/INT pipeline and bitwise in-memory booth multiplication for cloud deepá…
F Tu, Y Wang, Z Wu, L Liang, Y Ding, B Kim, L Liu, S Wei, Y Xie, S Yin
2022 IEEE International Solid-State Circuits Conference (ISSCC) 65, 1-3, 2022
732022
A 28nm 15.59 ÁJ/token full-digital bitline-transpose CIM-based sparse transformer accelerator with pipeline/parallel reconfigurable modes
F Tu, Z Wu, Y Wang, L Liang, L Liu, Y Ding, L Liu, S Wei, Y Xie, S Yin
2022 IEEE International Solid-State Circuits Conference (ISSCC) 65, 466-468, 2022
392022
ReDCIM: Reconfigurable digital computing-in-memory processor with unified FP/INT pipeline for cloud AI acceleration
F Tu, Y Wang, Z Wu, L Liang, Y Ding, B Kim, L Liu, S Wei, Y Xie, S Yin
IEEE Journal of Solid-State Circuits 58 (1), 243-255, 2022
202022
16.1 MuITCIM: A 28nm /Token Attention-Token-Bit Hybrid Sparse Digital CIM-Based Accelerator for Multimodal Transformers
F Tu, Z Wu, Y Wang, W Wu, L Liu, Y Hu, S Wei, S Yin
2023 IEEE International Solid-State Circuits Conference (ISSCC), 248-250, 2023
152023
16.4 TensorCIM: A 28nm 3.7 nJ/gather and 8.3 TFLOPS/W FP32 digital-CIM tensor processor for MCM-CIM-based beyond-NN acceleration
F Tu, Y Wang, Z Wu, W Wu, L Liu, Y Hu, S Wei, S Yin
2023 IEEE International Solid-State Circuits Conference (ISSCC), 254-256, 2023
102023
TranCIM: Full-digital bitline-transpose CIM-based sparse transformer accelerator with pipeline/parallel reconfigurable modes
F Tu, Z Wu, Y Wang, L Liang, L Liu, Y Ding, L Liu, S Wei, Y Xie, S Yin
IEEE Journal of Solid-State Circuits 58 (6), 1798-1809, 2022
102022
Multcim: Digital computing-in-memory-based multimodal transformer accelerator with attention-token-bit hybrid sparsity
F Tu, Z Wu, Y Wang, W Wu, L Liu, Y Hu, S Wei, S Yin
IEEE Journal of Solid-State Circuits, 2023
42023
30.5 A Variation-Tolerant In-eDRAM Continuous-Time Ising Machine Featuring 15-Level Coefficients and Leaked Negative-Feedback Annealing
J Song, Z Wu, X Tang, B Xu, H Luo, Y Yang, Y Wang, R Wang, R Huang
2024 IEEE International Solid-State Circuits Conference (ISSCC) 67, 490-492, 2024
12024
TensorCIM: Digital Computing-in-Memory Tensor Processor With Multichip-Module-Based Architecture for Beyond-NN Acceleration
Y Wang, Z Wu, W Wu, L Liu, Y Hu, S Wei, F Tu, S Yin
IEEE Journal of Solid-State Circuits, 2024
2024
A 4-bit Calibration-Free Computing-In-Memory Macro With 3T1C Current-Programed Dynamic-Cascode Multi-Level-Cell eDRAM
J Song, X Tang, H Luo, H Zhang, X Qiao, Z Sun, X Yang, Z Wu, Y Wang, ...
IEEE Journal of Solid-State Circuits, 2023
2023
The system can't perform the operation now. Try again later.
Articles 1–10