Follow
Puneet Panchal
Puneet Panchal
PhD Candidate, UQIDAR
Verified email at uqidar.iitd.ac.in
Title
Cited by
Cited by
Year
Reduced order modeling of electrical circuits: Simulation and hardware validation
P Panchal, YV Hote, S Saxena, C Krishnamurthi
2017 International Conference on Computing, Communication and Automation …, 2017
12017
The system can't perform the operation now. Try again later.