Jason Anderson
Jason Anderson
Professor of Electrical and Computer Engineering, University of Toronto
Verified email at eecg.toronto.edu - Homepage
Title
Cited by
Cited by
Year
LegUp: high-level synthesis for FPGA-based processor/accelerator systems
A Canis, J Choi, M Aldham, V Zhang, A Kammoona, JH Anderson, ...
Proceedings of the 19th ACM/SIGDA international symposium on Field …, 2011
5822011
A survey and evaluation of FPGA high-level synthesis tools
R Nane, VM Sima, C Pilato, J Choi, B Fort, A Canis, YT Chen, H Hsiao, ...
IEEE Transactions on Computer-Aided Design of Integrated Circuits and …, 2015
3382015
VTR 7.0: Next generation architecture and CAD system for FPGAs
J Luu, J Goeders, M Wainberg, A Somerville, T Yu, K Nasartschuk, M Nasr, ...
ACM Transactions on Reconfigurable Technology and Systems (TRETS) 7 (2), 1-30, 2014
3242014
The VTR project: architecture and CAD for FPGAs from verilog to routing
J Rose, J Luu, CW Yu, O Densmore, J Goeders, A Somerville, KB Kent, ...
Proceedings of the ACM/SIGDA international symposium on Field Programmable …, 2012
2992012
LegUp: An open-source high-level synthesis tool for FPGA-based processor/accelerator systems
A Canis, J Choi, M Aldham, V Zhang, A Kammoona, T Czajkowski, ...
ACM Transactions on Embedded Computing Systems (TECS) 13 (2), 1-27, 2013
2922013
Active leakage power optimization for FPGAs
JH Anderson, FN Najm
IEEE Transactions on Computer-Aided Design of Integrated Circuits and …, 2006
2162006
Active leakage power optimization for FPGAs
JH Anderson, FN Najm
IEEE Transactions on Computer-Aided Design of Integrated Circuits and …, 2006
2162006
Active leakage power optimization for FPGAs
JH Anderson, FN Najm
IEEE Transactions on Computer-Aided Design of Integrated Circuits and …, 2006
2162006
Active Leakage Power Optimization for FPGAs
JH Anderson, FN Najm, T Tuan
ACM International Symposium on Field-Programmable Gate Arrays, 33-41, 2004
2162004
Power estimation techniques for FPGAs
JH Anderson, FN Najm
IEEE Transactions on Very Large Scale Integration (VLSI) Systems 12 (10 …, 2004
1452004
A PUF design for secure FPGA-based embedded systems
JH Anderson
2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC), 1-6, 2010
1422010
Method for application of network flow techniques under constraints
JH Anderson, SK Nag, G Stenz, S Dasasathyan
US Patent 7,143,380, 2006
932006
Power-aware technology mapping for LUT-based FPGAs
JH Anderson, FN Najm
2002 IEEE International Conference on Field-Programmable Technology, 2002 …, 2002
852002
Architecture description and packing for logic blocks with hierarchy, modes and complex interconnect
J Luu, JH Anderson, JS Rose
Proceedings of the 19th ACM/SIGDA international symposium on Field …, 2011
842011
From software threads to parallel hardware in high-level synthesis for FPGAs
J Choi, S Brown, J Anderson
2013 International Conference on Field-Programmable Technology (FPT), 270-277, 2013
742013
Clock gating architectures for FPGA power reduction
S Huda, M Mallick, JH Anderson
2009 International Conference on Field Programmable Logic and Applications …, 2009
712009
Analytical placement for heterogeneous FPGAs
M Gort, JH Anderson
22nd international conference on field programmable logic and applications …, 2012
692012
Impact of cache architecture and interface on performance and area of FPGA-based processor/parallel-accelerator systems
J Choi, K Nam, A Canis, J Anderson, S Brown, T Czajkowski
2012 IEEE 20th International Symposium on Field-Programmable Custom …, 2012
692012
Low-power programmable routing circuitry for FPGAs
JH Anderson, FN Najm
IEEE/ACM International Conference on Computer Aided Design, 2004. ICCAD-2004 …, 2004
692004
Technology mapping for large complex PLDs
JH Anderson, SD Brown
Proceedings 1998 Design and Automation Conference. 35th DAC.(Cat. No …, 1998
671998
The system can't perform the operation now. Try again later.
Articles 1–20